

WHAT IS CLAIMED IS:

- Sub
A4
1. The use of multiple threads in association with a network processor and accessible data available in a tree search structure, including the steps of:
 - a) providing multiple instruction execution threads as independent processes in a sequential time frame;
 - b) queueing the multiple execution threads to have overlapping access to the accessible data available in said tree search structure;
 - c) executing a first thread in the queue; and
 - d) transferring control of the execution to the next thread in the queue upon the occurrence of an event that causes execution of the first thread to stall.
 2. The use of the multiple threads according to claim 1 wherein the control of the execution is temporarily transferred to the next thread when execution stalls due to a short latency event, and the control is returned to the original thread when the event is completed.
 3. The use of multiple threads according to claim 2 wherein a processor instruction is encoded to select a short latency event.
 4. The use of the multiple threads according to claim 1 wherein full control of the execution is transferred to the next thread when execution of the first thread stalls due to a long latency event.

SECRET

- 1 5. The use of multiple threads according to claim 4 wherein a processor instruction is
2 encoded to select a long latency event.
- 1 6. The use of multiple threads according to claim 1 including queueing the threads to provide
2 rapid distribution of access to shared memory.
- 1 7. The use of the multiple threads according to claim 1 wherein the threads have overlapping
2 access to shared remote storage via a pipelined coprocessor by operating within different
3 phases of a pipeline of the coprocessor.
- 1 8. The use of the multiple threads according to claim 1 further including the step of providing
2 a separate instruction pre-fetch buffer for each execution thread, and collecting
3 instructions in a prefetch buffer for its execution thread when the thread is idle and when
4 the instruction bandwidth is not being fully utilized.
- 1 9. The use of the multiple threads according to claim 1 wherein the threads are used with
2 zero overhead to switch execution from one thread to the next.
- 1 10. The use of the multiple threads according to claim 9 wherein each thread is given access to
2 general purpose registers and local data storage to enable switching with zero overhead.

000707-6890

- Cont
A4

3 of the first thread stalls due to a long latency event.

1 15. The processing system according to claim 14 wherein a processor instruction is encoded to
2 select a long latency event.

1 16. The processing system according to claim 11 including means to queue the threads to
2 provide rapid distribution of access to shared memory.

1 17. The processing system according to claim 16 wherein the threads have overlapping access
2 to shared remote storage via a pipelined coprocessor by operating within different phases
3 of a pipeline of the coprocessor.

1 18. The processing system according to claim 11 further including a separate instruction
2 pre-fetch buffer for each execution thread, and means for collecting instructions in a
3 prefetch buffer for an idle execution thread when the instruction bandwidth is not being
4 fully utilized.

1 19. The system according to claim 11 wherein the processor uses zero overhead to switch
2 execution from one thread to the next.

1 20. The system according to claim 19 wherein each thread is given access to an array of

2 general purpose registers and local data storage to enable switching with zero overhead.

1 21. The system according to claim 20 wherein the general purpose registers and the local data
2 storage are made available to the processor by providing one address bit under the control
3 of the thread execution control logic and by providing the remaining address bits under
4 the control of the processor.

1 22. The system according to claim 20 wherein the processor is capable of simultaneously
2 addressing multiple register arrays, and the thread execution control logic includes a
3 selector to select which array will be delivered to the processor for a given thread.

1 23. The system according to claim 20 wherein the local data storage is fully addressable by the
2 processor, an index register is contained within the register array, and the thread execution
3 control has no address control over the local data storage or the register arrays.

1 24. A network processor configuration comprising:

2 a CPU with multiple threads;

3 an instruction memory, and a separate prefetch queue for each thread between the
4 instruction memory and the CPU;

5 an array of general purposes registers, said array communicating with the CPU;

6 a local data storage including separate storage space for each thread

7 a thread execution control for the general register array and the local data storage;
8 a first coprocessor connecting the CPU to a local data storage;
9 a shared remote storage; and
10 a pipelined coprocessor connecting the shared remote and the CPU.

1 25. The processor configuration according to claim 24 wherein the thread execution control
2 includes a priority FIFO, a plurality of thread control state machines, one for each
3 execution thread, and an arbiter.

1 26. The use of prefetch buffers in connection with a plurality of independent
2 instruction threads used to process data in a Network Processor comprising the steps of:
3 a) associating each thread with a prefetch buffer;
4 b) determining whether a buffer associated with an execution thread is full;
5 c) determining whether the thread associated with the buffer is active; and
6 d) during periods that the buffer is not being used by an active execution
7 thread, enabling the buffer to prefetch instructions for the execution thread.

8 27. A thread execution control useful for the efficient execution of independent threads
9 in a network processor comprising:

- 10 a) a priority FIFO;
11 b) a plurality of thread control state machines, one for each thread; and

12 Cont
13 AY

- c) an arbiter for determining the thread execution priority among multiple threads.

1 28. The thread execution control according to claim 27 wherein the FIFO includes :

- 2 a) means for loading a thread number into FIFO when a packet is dispatched
3 to the processor;
4 b) means for unloading a thread number from the FIFO when a packet has
5 been enqueued for transmission;
6 c) thread number transfer from highest priority to lowest priority in the FIFO
7 when a long latency event occurs, and
8 d) the thread outlets of the FIFO used to determine priority depending on the
9 length of time a thread has been in FIFO.

1 29. The thread execution control according to claim 27 wherein the arbiter controls the
2 priority of execution of multiple independent threads based on the Boolean
3 expression:

4
5
$$G_n = R_n \cdot \{ (P_A = n) + \overline{R_{PA}} \cdot (P_B = n) + \overline{R_{PA}} \cdot \overline{R_{PB}} \cdot (P_C = n) \cdots \}$$

6 where: G is a grant

7 R_n is a request from a given thread;

8 P_A , P_B and P_C represent threads ranked by alphabetical subscript

9 according to priority;
10 n is a subscript identifying a thread by the bit or binary number
11 comprising
12 a) determining whether a request R is active or inactive;
13 b) determining the priority of the threads;
14 c) matching the request R with the corresponding thread P; and
15 d) granting a request for execution if the request is active and if
16 the corresponding thread P has the highest priority.

1 30. The thread execution control according to claim 27 wherein the thread control state
2 machine comprises control logic to :

- 3 a) dispatch a packet to a thread;
4 b) move the thread from an initialize state to a ready state;
5 c) request execution cycles for the packet;
6 d) move the thread to the execute state upon grant by the arbiter of an
7 execution cycle;
8 e) continue to request execution cycles while the packet is queued in the
9 execute state; and
10 f) return the packet to the initialize state if there is no latency
11 event, or send the packet to the wait state upon occurrence of a latency
12 event.

Add
A4